

Comparison Sheet

Between W5100S and W5100

Version 1.1.0



<http://www.wiznet.io>

Contents

1	HOST Interface	4
2	Ethernet PHY Interface	5
3	Register	5
3.1	Change & Expansion	5
3.2	Addition.....	5
3.3	Removal.....	7
4	Package	7
5	Document Revision History	8

List of Figures

Figure 1 W5100S SPI Frame	4
Figure 2 W5100 SPI Frame.....	4

W5100S vs W5100

W5100S is based on W5100. However, W5100S does not support Hardware PIN-to-PIN compatibility for 5100. W5100S supports W5100 Registers except PPPoE for Firmware compatibility.

Compared to W5100, W5100S Registers are deleted, modified, and added for improving functions. For more details of the improving functions, please refer to the W5100S Datasheet. W5100 supports fully Hardwired Logic for PPPoE Connection. However, W5100S supports Hardwired Logic only for 'PPP LCP echo Reply'.

W5100S also supports ARP/PING Request Transmission Command, Ethernet PHY Access and Low Power Consumption. For Low Power Consumption, W5100S has Ethernet PHY Power Down Mode and System Clock Switching.

1 HOST Interface

HOST Interface		W5100S	W5100
SPI	SCLK Period(1)	20ns	70ns
	MISO value on Write Data Phase(2)	0x00	0x03
Parallel Bus	ADDR	ADDR[1:0]	ADDR[14:0]
	Direct	X	O
	Indirect	O	O

Notice (1)Refer to SPI Timing in each datasheet.
(2)SPI Frame




Figure 1 W5100S SPI Frame




Figure 2 W5100 SPI Frame

2 Ethernet PHY Interface

Function	W5100S	W5100
Link LED	LNKn, No Blink (Hold Low)	LINKLED, Blink
RX/TX LED	-	RXLED, TXLED
Activity LED	ACTn	-
PHY Operation Mode	By Register PHYCR0[2:0]	By Pins OPMODE[2:0]
Ethernet PHY's Register	Accessible with PHYAR, PHYRAR, PHYDIR, PHYDOR and PHYACR.	Inaccessible

3 Register

3.1 Change & Expansion

REG	W5100S	W5100
MR	AI : Always '1' IND : Always '1'	AI : Configurable IND : Configurable
Sn_MR	Removed PPPoE Mode	
Sn_SR	Removed the PPPoE SOCKET Status - SOCK_PPPOE, SOCK_CLOSING, SOCK_ARP	-
SO_CR	Removed the PPPoE Commands - PCON, PDISCON, PCR, PCN, PCJ	-
SO_IR	Removed the PPPoE Interrupts - PRECV, PFAIL, PNEXT	
Sn_TX_RR	Renamed Sn_TX_RD	-
Sn_RX_WR	Usable	Reserved
PHAR	Additional Dedicated Register for PPPoE Server Hardware Address	Shared with SO_DHAR
PSIDR	Additional Dedicated Register for PPPoE Session ID Register	Shared with SO_DPORT

3.2 Addition

REG	Description	Remark
INTPTMR	Interrupt Pending Time Register	Interrupt
IR2	Interrupt Register 2, For Wake On LAN(WOL) over UDP	
IMR2	Interrupt Register 2 Mask, For Mask IR2[WOL]	

MR2	Mode Register 2 cf> System clock can be selectable at 100MHz or 10MHz by MR2[CLKSEL]	Mode	
PMRUR	Maximum Receive Unit Register on PPPoE	PPPoE	
PHAR	PPPoE Server Hardware Address		
PSIDR	PPPoE Session ID		
PHYSR	PHY Status Register	Ethernet PHY	
PHYAR	PHY Address Value Register (“01010”)		
PHYRAR	PHY Register Address Register		
PHYDIR	PHY Data Input Register		
PHYDOR	PHY Data Output Register		
PHYACR	PHY Action Register		
PHYDIVR	PHY Division Register		
PHYCR	PHY Control Register		
SLCR	SOCKET-less Command Register		SOCKET-less
SLRTR	SOCKET-less Retransmission Time Register		
SLRCR	SOCKET-less Retransmission Count Register		
SLPIPR	SOCKET-less Peer IP Address Register		
SLPHAR	SOCKET-less Peer Hardware Address Register		
PINGSEQR	PING Sequence-number Register		
PINGIDR	PING ID Register		
SLIMR	SOCKET-less Interrupt Mask Register		
SLIR	SOCKET-less Interrupt Register		
CLKLCKR	Clock Lock Register	Lock	
NETLCKR	Network Lock Register		
PHYLCKR	PHY Lock Register		
VERR	Chip Version Register	Version	
TCNTR	Ticker Count Register	Ticker	
TCNTCLR	TCNTR Clear Register		
Sn_RXBUF_SIZE	SOCKET n Receive Buffer Size Register cf) It is also set by RMSR and is the same as W5100.	SOCKET	
Sn_TXBUF_SIZE	SOCKET n Transmit Buffer Size Register cf) It is also set by TMSR and is the same as W5100.		
Sn_IMR	SOCKET n Interrupt Mask Register		
Sn_FRAGR	SOCKET n Fragment Offset in IP Header		
Sn_MR2	SOCKET n Mode Register 2		
Sn_KPALVTR	SOCKET n Keep-alive Timer Register		

Sn_RTR	SOCKET n Retransmission Time Register
Sn_RCR	SOCKET n Retransmission Count Register

3.3 Removal

REG	Description
PATR	Because some PPPoE Hardwired Logic is replaced with Software

4 Package

	W5100S	W5100
Package	W5100S-L 48 LQFP W5100S-Q 48 QFN	80 LQFP

5 Document Revision History

Version	Date	Descriptions
Ver. 1.0.0	1APR2018	Initial Release
Ver. 1.1.0	6ARP2018	<ol style="list-style-type: none">1. Changed PHYRR to PHYRAR (in 3.2 Addition)2. Changed Retry to Retransmission in SLRCR (in 3.2 Addition)

Copyright Notice

Copyright 2018 WIZnet Co., Ltd. All Rights Reserved.

Technical Support: <https://forum.wiznet.io/>

Sales & Distribution: <mailto:sales@wiznet.io>

For more information, visit our website at <http://www.wiznet.io/>